

No	Course Information (2019-2020)	
1	Unit name:	Digital Design with HDL
2	Code:	EcE 41021
3	Classification:	Engineering subject
4	Credit value:	3
5	Semester/ Year Offered:	1/4
6	Pre-requisite:	EcE 21021 & 22021 Digital Electronic EcE 21014 & 22014 Technical Programming
7	Mode of delivery:	Presentation, computer application
8	Assessment system and breakdown of marks:	Tutorial, Lab report
	Assignment / Tutorial	10%
	Lab Report	20 %
	Exam Q & A	70%
9	Academic staff teaching unit:	Department of Electronic Engineering
10	<p>Course outcome of unit:</p> <p>After completion of this course, students will be able to</p> <ol style="list-style-type: none"> 1. Describe the configuration of logic circuits, the design process for digital hardware implementation and implementation technology for CPLD and FPGA 2. Examine the various logic circuit problems and the number representation problems (by applying the Boolean Algebra, Karnaugh Map and signed number and unsigned number representation) 3. Design the digital circuits by using logic gates or blocks or VHDL code 4. Investigate VHDL code and operations of digital circuits using Quartus II software and DE2-115 FPGA Board and analyze the results with the digital waveforms 	
11	<p>Synopsis of unit:</p> <p>This course provides a systematic introduction to the topic of VHDL programming for designing embedded digital system .It emphasizes the basic ideas of design concepts of digital hardware and the practical aspects of implementing technology for CPLD and FPGA devices. It also presents the optimized implementation of logic circuit, arithmetic circuit and combinational circuit, synchronize and asynchronize circuit using VHDL code. Digital systems are also designed by using building blocks and clock synchronization. In addition , this course includes the data flow Design Concepts, Introduction to Logic</p>	

	<p>Circuit, Implementation Technology, Optimized Implementation of Logic Function, Number Representation and Arithmetic Circuits, Combinational – Circuit Building Blocks, Flip-Flops, Registers, Counters, Simple Processors, Synchronous and Asynchronous Sequential Circuits and Digital System Design.</p>
12	<p>Topic:</p> <p>Chapter 1 Design Concepts</p> <p>1.1 Digital Hardware</p> <p>1.2 The Design Process</p> <p>1.3 Design of Digital Hardware</p> <p>1.4 Logic Circuit Design in This Book</p> <p>1.5 Theory and Practice</p> <p>1.6 Binary Numbers</p> <p>Chapter 2 Introduction to Logic Circuits</p> <p>2.1 Variables and Functions</p> <p>2.2 Inversion</p> <p>2.3 Truth Tables</p> <p>2.4 Logic Gates and Networks</p> <p>2.5 Boolean Algebra</p> <p>2.6 Synthesis Using AND, OR, and NOT Gates</p> <p>2.7 NAND and NOR Logic Networks</p> <p>2.8 Design Examples</p> <p>2.9 Introduction to CAD Tools</p> <p>2.10 Introduction to VHDL</p> <p>Chapter 3 Implementation Technology</p> <p>3.1 Transistor Switches</p> <p>3.2 NMOS Logic Gates</p> <p>3.3 CMOS Logic Gates</p> <p>3.4 Negative Logic System</p> <p>3.5 Standard Chips</p> <p>3.6 Programmable Logic Devices</p> <p>3.7 Custom Chips, Standard Cells, and Gate Arrays</p> <p>3.8 Practical Aspects</p> <p>3.9 Transmission Gates</p>

3.10 Implementation Details for SPLDs, CPLDs, and FPGAs

Chapter 4 Optimized Implementation of Logic Functions

4.1 Karnaugh Map

4.2 Strategy for Minimization

4.3 Minimization of Product-of-Sums Forms

4.4 Incompletely Specified Functions

4.5 Multiple-Output Circuits

4.6 Multilevel Synthesis

4.7 Analysis of Multilevel Circuits

4.8 Cubical Representation

4.9 A Tabular Method for Minimization

4.10 A Cubical Technique for Minimization

4.11 Practical Considerations

4.12 Examples of Circuits Synthesized from VHDL Code

Chapter 5 Number Representation and Arithmetic Circuits

5.1 Number Representations in Digital

5.2 Addition of Unsigned Numbers

5.3 Signed Numbers

5.4 Fast

5.5 Design of Arithmetic Circuits Using CAD Tools

5.6 Multiplication

5.9 Examples of Solved Problems Problems

Chapter 6 Combinational-Circuit Building Blocks

6.1 Multiplexers

6.2 Decoders

6.3 Encoders

6.4 Code Converters

6.5 Arithmetic Comparison Circuits

6.6 VHDL for Combinational Circuits

6.7 Concluding Remarks

6.8 Examples of Solved Problems

14	<p>Main reference:</p> <ol style="list-style-type: none">1. VHDL Programming by Example, Douglas L. Perry, 4th Edition2. Fundamentals of Digital Logic with VHDL Design3. http://www.fpga4students.com
15	<p>Additional references:</p> <ol style="list-style-type: none">1. Digital System Design using VHDL,2. http://www.freebookcentre.net/electronics-ebooks-download/VHDL-Language-Guide.html

Information on Practical (Digital Design with HDL)

Lab	Activity
1	<p>Topic: Logic Gates</p> <p>Objectives:</p> <ul style="list-style-type: none">i. To apply the logic gate operationsii. To design the VHDL codes for logic gates <p>Resources:</p> <ul style="list-style-type: none">i. Quartus II Softwareii. DE2-115 or DE1 FPGA Education and Development Kitiii. Personal Computer
2	<p>Topic: Lighting Control System</p> <p>Objectives:</p> <ul style="list-style-type: none">i. To design the lighting control systemii. To design of the VHDL codesiii. To analyze the operation of this system with timing diagram <p>Resources:</p> <ul style="list-style-type: none">i. Quartus II Softwareii. DE2-115 or DE1 FPGA Education and Development Kitiii. Personal Computer
3	<p>Topic: Four Inputs Control System</p> <p>Objectives:</p> <ul style="list-style-type: none">i. To design the control system with various inputsii. To design the VHDL code for this control systemiii. To analyze the system operation with timing diagram <p>Resources:</p> <ul style="list-style-type: none">i. Quartus II Softwareii. DE2-115 or DE1 FPGA Education and Development Kitiii. Personal Computer

4	<p>Topic: Half Adder</p> <p>Objectives:</p> <ul style="list-style-type: none"> i. To test the operation of half adder logic circuit ii. To design the VHDL code for half adder circuit iii. To analyze the operation of the half adder circuit <p>Resources:</p> <ul style="list-style-type: none"> i. Quartus II Software ii. DE2-115 FPGA or DE1 Education and Development Kit iii. Personal Computer
5	<p>Topic: Full Adder</p> <p>Objectives:</p> <ul style="list-style-type: none"> i. To test the operation of full adder logic circuit ii. To design the VHDL code for full adder circuit iii. To analyze the operation of the full adder circuit <p>Resources:</p> <ul style="list-style-type: none"> iv. Quartus II Software v. DE2-115 or DE1 FPGA Education and Development Kit vi. Personal Computer

Approved By

Prepared By
Dr. San San Naing
Lecturer
Department of Electronic Engineering